Abstract-This paper presents the coupled inductor design for interleaved three-level active neutral point clamped (ANPC) inverter considering electromagnetic interference (EMI) noise reduction. Compared to two-level case, the scenarios involved in the three-level space vector modulation (SVM) are more complicated when analyzing the volt-seconds of the coupled inductor for paralleled three-level inverter. At system level, the purpose of converter interleaving is to reduce EMI noise and ripple current in most applications, and coupled inductor design should consider the needs of EMI noise reduction and EMI filter design. These issues are discussed in this paper. The relationship between circulating current and EMI noise is illustrated. EMI filter corner frequency as a function of interleaving angle is analytically derived, and optimal interleaving angle for maximum common-mode (CM) filter and differential-mode (DM) filter corner frequencies is discussed. Coupled inductor design methodology for interleaved three-level inverters with SVM is then presented. Experiments on two interleaved ANPC inverters are conducted. The results verify the coupled inductor design. With the derived optimal interleaving angle, the CM and DM EMI noise are significantly reduced.
I. INTRODUCTION
Paralleling converters allows higher power rating or an increase in system reliability. Moreover, by shifting the phase angle of the carriers used for pulse width modulation (PWM) in paralleled inverters, the switching frequency related harmonics can be reduced, as a result, the size and weight of passive components such as the dc-link capacitors and EMI filters can be reduced [1] - [3] .
However, interleaving also produces output voltage difference among paralleled inverters. Interphase inductors are needed to suppress the circulating current. Coupled inductors (CI), common-mode inductors (CMI), and differential-mode inductors (DMI) are used to suppress high frequency circulating current in two-level inverters [4] - [13] . A PWM scheme adding an optimal CM offset to the reference signal to reduce the flux linkage in the CI is proposed in [8] .
A control method to minimize the total flux in the interphase inductor for paralleled inverters with discontinuous PWM is presented in [10] . The interphase inductor integration is discussed for different applications such as rectifiers [2] , motor drives [12] , and grid-tied inverters [13] .
In prior work, however, the coupled inductor design are mainly for two-level converters. Compared to two-level converters, the scenarios involved in three-level converters with SVM are more complicated. The design of the coupled inductor for paralleled three-level ANPC inverters has not been discussed. Moreover, most prior work focus only on circulating current reduction, especially the zero sequence circulating current (ZSCC) reduction. However, at the system level, the purpose of interleaving is to reduce EMI noise and ripple current. The PWM scheme, interleaving angle, coupled inductor electrical and physical design should consider the needs of EMI noise reduction and EMI filter design, which has not been fully developed.
Furthering previous research, this paper presents the coupled inductor design for interleaved three-level ANPC inverters considering EMI noise reduction. The relationship between EMI noise and circulating current are illustrated. Optimal interleaving angle for maximum CM filter and DM filter corner frequency is analyzed. Coupled inductor design methodology for paralleled three-level ANPC inverters is presented. The maximum volt-second, ripple current selection, and physical design of the coupled inductor are discussed. Experimental verification is provided.
II. IMPACT OF INTERLEAVING ON EMI NOISE AND EMI FILTER

A. Relationship between Circulating Current and EMI Noise
For N paralleled inverters, assume symmetric interleaving is applied so the interleave angle = 2 ( − 1)/ , ( = 1, … , ) , the phase output voltage of inverter can be expressed as (1) [14] .
(1) where and are the carrier and baseband integer indices, respectively. The modulation index is , the harmonic coefficient is , and represent the carrier angular frequency and the fundamental angular frequency, respectively. The phase output voltage of interleaved inverters is described as (2), the summations are non-zero only if is equal to N or its multiples.
The CM voltage of inverter can be expressed as (3) . It is non-zero only if n is a triple multiple of an integer.
The CM voltage of N interleaved inverters can be described as (4), it is non-zero only if m is equal to N or its multiples and n is a triple multiple of an integer. 
The DM voltage of inverter and N interleaved inverters can be determined as (5) .
To visualize the equations above, Fig. 1 draws the spectrum of phase output voltage spectrum of a single inverter, and two interleaved inverters. The carrier frequency and fundamental frequency are 70 kHz and 3 kHz, respectively. The CM and DM components are indicated. According to Fig. 1 , some conclusions can be made: (1) Compared to the phase output voltage spectrum of a single inverter, the output voltage of two interleaved inverters only have the second and second-multiples of carrier frequency components. Other harmonics actually convert to circulating components. Therefore, interleaving does not eliminate any harmonic, but it converts certain harmonics from the output into circulating components, and as a result, the output EMI noise and ripple current are reduced. ( 2) The circulating current has both the CM and DM components, and considering only the zero sequence circulating current in the coupled inductor design is not sufficient. 
B. Optimal Interleaving Angle for Maximum CM and DM Filter Corner Frequency
EMI filter corner frequency usually indicates EMI filter size and weight. The impact of interleaving on EMI filter corner frequency should be considered when selecting the interleaving angle.
When the objective is EMI noise and EMI filter reduction, symmetric interleaving may not be able to effectively reduce certain harmonics which actually determine the EMI filter corner frequency. The relationship between EMI filter corner frequency and interleaving angle can be analytically derived. EMI filter corner frequency is determined by a certain noise peak [15] . With the method illustrated in [14] , [16] , the CM and DM voltage spectrum amplitude of a three-level inverter can be calculated. For the given load and specified EMI standards, the required noise attenuation can then be determined. The noise peak frequency which determines the EMI filter corner frequency can be identified with selected EMI filter type. Then, EMI filter corner frequency can be calculated as (7). From (7), EMI filter corner frequency is a function of modulation index, interleaving angle, EMI filter type, load impedance, and carrier frequency. A specific case is calculated here which assumes 70 kHz carrier frequency, single stage LC filter and DO-160 EMI standards [17] applied. Fig. 4 summarizes the results when the modulation index (here the modulation index M is defined as the ratio between phase voltage amplitude and half of the dc bus voltage) is in the 0.7~1.1 range. From Fig. 4(a) and Fig. 4(b) , the interleaving angle 40°~ 60° is preferred for both CM filter and DM filter design, and another good interleaving angle range for CM filter is around 180°. For other cases, the conclusion may be different but the method is the same. The first step in the coupled inductor electrical design is to determine the maximum volt-seconds which is a function of the modulation scheme. Fig. 6(a) shows the space vectors in a three-level inverter, and Fig. 6(b) presents the switching sequence arrangement of a conventional center-aligned continuous SVM scheme in large sector 1. With the modulation scheme and interleaving angle selected, the voltsecond on the coupled inductor can be derived. The worst case for volt-seconds is the symmetric interleaving. Fig. 7 shows the ZSCC and circulating of different phases in one switching cycle in large sector 1 subsector 2 with symmetric interleaving. From Fig. 7(b) , the coupled inductor maximum volt-second of three phases are different in different subsectors. In subsector 2 phase B has larger maximum volt-second value than phase A and phase C, while in other subsectors the scenarios can be different. The maximum volt-second on coupled inductor of phase A in all large sectors and subsectors are calculated and summarized in Table I. In Table I, represents the dc bus voltage, and the terms such as , , and represents the dwell time of corresponding vector shown in Fig. 6(b) . The dwell time calculation of space vectors in a three-level SVM is well known and will not be repeated here. In a three-level inverter with SVM, the subsectors are determined by both the reference amplitude and reference angle. When the modulation index changes, the subsectors and space vectors used to synthesize the reference will also be different, as a result, the maximum volt-seconds on the coupled inductor will be different. Considering the full modulation index range, the normalized maximum voltseconds on the coupled inductor of phase A when the reference goes through a full circle at different modulation indexes is derived and summarized as shown in Fig. 8 . The volt-seconds calculation of phase B and phase C is similar and will not be repeated here. The second step in the coupled inductor electrical design is to select maximum current ripple. Then, as = /∆ , the required inductance of the coupled inductor can be determined. The minimum total losses of power devices and coupled inductor can be used as a criteria for maximum current ripple selection. The current ripple has complicated influence on both the devices loss and the coupled inductor loss, and it is difficult to derive an analytical formula. With the parameters and operating condition described in experiment results section, the total device loss and coupled inductor loss at different maximum current ripple are obtained based on simulation and summarized as shown in Next step is the coupled inductor physical design. Integration of coupled inductor and DM inductor is considered for filter weight reduction [12] . If high permeability core material is applied, a little unbalance in the output current of two inverters may lead to coupled inductor core saturation. Hence, high permeability nanocrystalline core with air gap is preferred. The leakage inductance is used as the DM inductor for DM EMI noise suppression. By tuning the air gap length and the winding number of turns, both the coupled inductance and the leakage inductance can achieve the desired value.
With the analysis presented above, Fig. 10 
IV. EXPERIMENT RESULTS
Two paralleled three-level ANPC inverters are constructed for experimental verification. Fig. 11 shows the experimental platform. The dc input voltage is 400 V. The ac output fundamental frequency is 3 kHz and the switching frequency is 60 kHz. The nanocrystalline Vitroperm 500F Utype cut core with air gap is chosen for the coupled inductors as shown in Fig. 11 . The coupled inductor mutual inductance is 280 uH, and the leakage inductance is 30 uH based on the design requirements. Fig. 11 . Experiment platform. Fig. 12 shows the experiment waveforms of paralleled three-level ANPC inverters with 180° interleaving angle. Fig.  12(a), Fig. 12(b) , and Fig. 12(c) are the phase output voltage, three phase output currents and the ZSCC, and output currents of phase A of two inverters and the circulating current, respectively. The ZSCC and the circulating current patterns match theoretical analysis. An interleaving angle in the range of 40°~ 60° is preferred for both CM and DM filter design based on the studies presented. The comparison experiments on EMI noise test are conducted. Fig. 13 shows the tested CM noise with 0° and with 60° interleaving angle. From Fig. 13 , in the EMI frequency range, compared to 0° interleaving angle, the 3 rd carrier harmonic (180 kHz) noise reduced around 25 dB, and the 4 th carrier harmonic (240 kHz) reduced around 5 dB with 60° interleaving angle. Fig. 14 shows the tested DM noise with 0° and with 60° interleaving angle. Similar trend can be observed. The required EMI filter electrical parameters can be significantly reduced with the 40°~ 60° interleaving angle. Fig. 13 . CM noise test results with 0° and 60° interleaving angle. 
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V. CONCLUSION
This paper presents the coupled inductor design for interleaved three-level active neutral point clamped inverters considering EMI noise reduction. The analysis shows that interleaving converts part of the output harmonics into circulating current and thus reduces the EMI noise in the output. The relationship between EMI filter corner frequency and interleaving angle is analytically derived, interleaving angle in the range of 40°~ 60° is preferred for both CM and DM filter design in the studied case. Then, the coupled inductor design methodology is illustrated considering threelevel SVM scheme. The maximum volt-seconds, ripple current selection, and physical design of the coupled inductor are discussed.
Experiment results on two interleaved three-level ANPC inverters with the designed coupled inductor are presented, which verifies the coupled inductor design. Experiment results show that, with 60° interleaving angle, the 3 rd carrier harmonic noise reduces around 25 dB, and the 4 th carrier harmonic reduces around 5 dB for both the CM and DM noise current, which will significantly reduce the required EMI filter size.
